Abstract -The state-of-the-art electronics technology has been an integral part of modern advances. The prevalent rise of the mobile device and computational technology in the age of information technology offers exciting applications that are attributed to sophisticated, enormously reliable, and most mature CMOS-based electronics. We are accustomed to high performance, cost-effective, multifunctional, and energy-efficient scaled electronics. However, they are rigid, bulky, and brittle. The convolution of flexibility and stretchability in electronics for emerging Internet of Everything application can unleash smart application horizon in unexplored areas, such as robotics, healthcare, smart cities, transport, and entertainment systems. While flexible and stretchable device themes are being remarkably chased, the realization of the fully compliant electronic system is unaddressed. Integration of data processing, storage, communication, and energy management devices complements a compliant system. Here, a comprehensive review is presented on necessity and design criteria for freeform (physically flexible and stretchable) compliant high-performance CMOS electronic systems.
I. INTRODUCTION

E
LECTRONICS have been an integral part of our today's digital life. We enjoy comfort, convenience, and safety through variety of electronic applications in the general area of computation, communication, infotainment, medical instrumentation, healthcare, automobiles, and smart cities. In 2005, International Telecommunication Union suggested connecting all objects in sensory and intelligent manner, coined as Internet of Things (IoT) and described four dimensions in IoT: things tagging (item identification), thinking things (embedded systems), feeling things (sensors and wireless sensor network), and shrinking things (nanotechnology) [1] .
Internet of Everything (IoE) is realization of interconnection of living beings (people, plants, and animal) and nonliving things (data, process, devices, and vehicles). The notion of IoT and IoE gives connectivity of anything-anytime-anyplace for more intelligent health, smarter energy-efficient cities, transportation, and smart grids.
CMOS technology has been instrumental in this rise of the digital age, with microfabrication and nanofabrication processes being indisputably the most reliable and advanced existing technologies and continues to be perfected. CMOSenabled electronics are omnipresent in the technology domain on account of ultralarge-scale-integration (ULSI) density, reliable device manufacturing, energy efficiency, and enhanced performance per cost. In the coming age of IoT and IoE, their difference comes from the fact that natural living species have irregular body contours and asymmetric soft tissues and skin surfaces. Therefore, the status quo rigid and bulky electronics and ICs are not in compliance with them. Hence, implementation of the holistic electronic system on asymmetric and complex geometries necessitates incorporation of flexibility, stretchability, and reconfigurability like features not only in individual module elements (logic, memory, communications, and power supply) but also in the system. Individual freeform elements must meet the status quo, which account for better performance and multifunctioning of a compliant system.
Hence, we present here the design criteria of compliant systems for future IoE applications that are often unaddressed due to hyperbolized attention on presenting flashy applications by showing flexibility and stretchability in one or two modules wherein other modules are still rigid and bulky. We review different methods of achieving flexibility and stretchability with the rationale for why CMOS-based processes and novel integration techniques are the way forward for next generation electronics that can bring truly flexibility of the system.
II. DESIGN CRITERIA FOR FLEXIBLE ELECTRONICS
Natural living beings are marvelous creations at the epitome of most complex engineering and architecture, illustrating intricate asymmetric contours and soft skin and tissue surfaces. Their designs make integration of symmetric and uniformly shaped electronics difficult with them. Consequently, it is critical to introduce a new dimension in electronics to transform into freeform physically flexible and stretchable electronics. Although IoE is still germinating in its early stages, we strongly believe that electronics will capitalize on flexibility 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. and stretchability, incorporating interactive system integration of data acquisition (sensors), data processing and decision making (logic circuits and elements), data storage (memory devices), communication (radio-frequency and li-fi elements), decision accomplishment (actuators), and efficient power management (energy scavenging and energy storage). In real-time healthcare monitoring applications, electronic devices might be deployed all the time on curvilinear body locations (joints, neck, shoulders, and wrists), questing for constant twisting, bending, contracting, and stretching, offering opportunities to exploit flexibility and stretchability of user-friendly electronics. Besides these external body parts, internal organs (heart, brain, and kidney) introduces a different level of challenges (biocompatibility and biodegradability). Environmental aspects, such as marine monitoring and plant monitoring for agricultural productivity, are applications besides healthcare that enliven capitalization of the physical flexibility, stretchability, and reconfigurability of electronic devices. Recently, there have been several efforts to improve human life using multifunctional gadgets for monitoring health conditions example electrocardiogram (ECG), blood pressure, and pulse oximeter. Applications related to human central processing unit--the brain, include neural prosthetics (cochlea, vision, and brain-computer interface), diagnostics like electrocorticography and electroencephalogram (EEG); treatment of neurodegenerative diseases by neurostimulation and deepbrain stimulation. Soft electrodes mimicking mechanical properties like soft tissues play a pivotal role in implantable monitoring applications. However, bulky and rigid base stations, wireless connectivity, reliability, sensitivity, and battery life are major downsides of available devices. Furthermore, biocompatibility and mechanical mismatch with surrounding environment lead to fibrosis, tissue damage, and consequent signal degradation over time.
Despite remarkable progress in material and fabrication development, we have not encountered (to the best of our knowledge) any fully flexible health monitoring system that has integrated circuitry for processing, data storage capability for handling big data, communications system, and power supply. A few case studies that emphasize immediate addressable challenges and needs in data storage, integration for higher performance, and energy management capacities are presented.
1) Case Study A:
Biological signals are mostly low amplitude signals (in mV) with dc to very low frequencies (0-150 Hz for ECG and EEG, 10-200 Hz for electromyography (EMG), and sphygmomanometer 0-200 Hz) except speech signal (0.1-4 kHz). The processing of these signals for extracting different parameters and conditions of needs sampling at a minimum Nyquist rate, though a higher sampling provides reliability and accuracy. Typical ECG signals are sampled at a minimum frequency of 500 Hz, which corresponds to a data generation of 1.8 MB/h accumulating into 1.2 GB/month for a single subject. For increased accuracy and reliable processing, higher sampling rates are desired and corresponding humongous data that would be generated are shown in Fig. 1(a) .
2) Case Study B: For brain and neural mapping applications where even simplest of brains have 10-1000 s of neurons located in multiple locations (cerebral cortex of rat have 15-20 million neurons, a cat have approximately 300 million, and more than 50 billion neurons in human being) [2] , required implantable electrodes will generate humongous data. An electrical signal in the neuron is a result of electrical potential fluctuations, response to the fluctuations, and then generating a required action, all these activities are repeated hundreds of time per second. For instance, recording the electrical activity of 200 electrodes from ten subjects which make ∼1 million neurons, 1000 times per second would generate 1 Gb/s and 4 TB/h data that sharply reaches 100 TB/day. These big data generated even if compressed by a factor of 10 will result in approximately 3 PB annually, which is as much of data as generated by 17-mil long large Hadron Collider, most advanced astronomical observations, and other complex science projects [2] .
3) Case Study C: Integration of more functionalities due to continuous transistor scaling has enabled ULSI densities for energy efficient high-performance computational processors and ICs. However, higher the demand of processing speed larger gets the cache memory, which implies increased form factor. For example, Intel Atom Processor 330 operating at 1.6-GHz frequency (1-MB cache) occupies 484 mm 2 area, which increases to ∼2362 mm 2 (388% increase) for Core i7-5930 K (15-MB cache) operating at 3.5 GHz (250% rise in frequency), the trend is shown in Fig. 1(b) . Also, a similar pattern is depicted in form factor, frequency, and cache memory increment in processor variants charted in Fig. 1(c) .
From prospects of energy, wireless communications networks, such as Bluetooth, Wi-Fi, and ZigBee, are ubiquitous in portable electronic systems, and need 10-100 s of mWs of peak power while an average power in tens of microwatts to lower milliwatt for low duty cycle [3] . High energy demands for the flexible electronics makes solar harvester not feasible due to area constraints, e.g., with a 100% charge efficiency, 100 mWh of storage charging for 1 h would need 1-m 2 solar panel. Directed efforts toward making robust, flexible, and low-cost energy harvesting and storage devices for intuitive truly flexible systems are critical.
Hence, it is extremely important to address the big data challenges for handling and storing data generated, not only from implantable and wearable healthcare devices but also the amount of data from the trillion sensors predicted to be connected by 2020 [4] . Furthermore, the increasing form factor for high computational processes and higher data requirements demand new integration and packaging strategies. With these prerequisites in mind, the next sections review progresses in flexible logic elements, memory devices, and RF communication, followed by sections focusing on different processes of flexing electronic devices with a brief discussion on stretchability imparting to conclude with future outlook.
III. COMPONENTS OF A COMPLIANT SYSTEM
The rapid expansion of flexible and stretchable electronics have opened the myriad of applications in wearable electronics, seamless sticker electronics, smart textile integrated electronics, soft robotics, neural prosthetics, and transient implants. These devices have grabbed unmatched attention toward futuristic IoT and IoE age. The core of a compliant electronic system incorporates: processing unit (logic), main memory and storage, communication, and power management unit. Transistor logic implementation is inherent to a processing unit for logical execution while temporary short storage (or cache) for quick access is characteristics of main memory also known as primary storage or random access memory (RAM). The following section highlights advances and opportunities in processing units (logic/transistors), flexible memory, and communication using RF antenna, with actual demonstrated functional devices.
A. Logic Module (Transistors)
Transistor is a fundamental entity of the processor (or logic unit), evaluated by transistor switching speed, subthreshold slope (SS), drain-induced barrier lowering, and subthreshold voltage (V th ) stability. The majority of the work in recent years have been directed on thin-film transistors (TFTs) achieving outstanding performances [5] . Organic transistors have illustrious reports highlighting best individual performances for SS, minimum bending radius, high I ON /I OFF ratios. However, improving one metric adversely affects other: e.g., increasing the thickness of the Ba 0.7 Sr 0.3 TiO 3 (BST) gate dielectric in organic TFT has reduced threshold voltage and increased the effective mobility, and at the same time, reduction in I ON /I OFF and increase in SS have been reported [6] . The general trend of low mobility (<10 cm 2 V −1 s −1 ) is observed in organic transistors while high flexibilities up to 100-μm bending radius and 10 4 endurance cycles are reported [7] , [8] . Large operation voltages (in orders of 10 V) and high SS restrict their practical implementation as energy efficient devices. Hybrid FET device where inorganic FETs are flexed and transferred onto flexible polymers shows better performances than organics, exhibiting reduced SS and V th , higher I ON /I OFF , and greater mobility, compromising with lower flexibility [9] , [10] .
CMOS-technology-based FETs are cutting-edge devices and have established performance matrices over decades. Flexing them using approaches like spalling, trench-protect-etchrelease (TPER), soft-etch-back (SEB), and back grinding emerges out to be the future devices for the IoT and IoE era, where integration and compatibilities of hybrid processes will be the key to product development. Consistent improvements have been reported in SS, V th , minimum feature size, and fast switching achieved with a minimum bending radius of up to 0.5 mm [11] . Sevilla et al. [11] have demonstrated nanoscale flexible high-performance FinFETs using the SEB method for flexibility. Exceptional performances, such as high I ON /I OFF ratio (10 5 ), lower V th (0.36 V for nMOS), and reduced SS (63 mV/decade for pMOS) with a bending radius of 0.5 mm, were achieved that are comparable with the stateof-the-art bulk devices and better than other flexible devices reported [12] . Corresponding transfer and output characteristics of high-performance nanoscale flexible pMOS with a gate length of 250 nm is shown in Fig. 2 (a) and (b), respectively. Lately, a truly flexible digital circuit element (an inverter) with high-k metal was demonstrated in [13] reflecting lower V th (0.2 V for nMOS and −0.25 V for pMOS), better SS (80 mV/decade for nMOS and 63 mV/decade for pMOS), high endurance of more than 1500 bending cycles, and superior circuit performance in terms of gain, power consumption, and speed were observed. Fig. 3 shows the voltage transfer curve (VTC) and inverter performance for flexible inverter fabricated with bending measurements showing no change in circuit performance. In conclusion, monolithic integration, uncompromised reliability, and inherent superior electronic properties pave the path for CMOS-based flexible transistors for generation next flexible electronics.
B. Memory Management Module
There has been a steep shift toward the nonvolatile memory (NVM) categories in solid-state drives that provide faster switching speeds, ULSI, and low-voltage operations making emerging NVM storage preferable. Interesting and intuitive reviews have been presented in past on flexible NVM technologies [14] , and however, we provide an overview on flexible NVM presenting status quo in flexibility, reliability, performance, and the ability of monolithic integration with prospects and requisites of IoE and bioelectronics interfaces.
ReRAM (commonly known as Memristors) are passive elements switching between high-and low-resistance states. Simplistic architecture and fast switching characteristics have attracted their applications in neuromorphic computations, for example, mimicking synaptic functions by combining CMOS neurons and memristors in cross-bar configuration [15] . Organic and flexible memristors with the highest retention of 5 × 10 6 at the cost of low endurance, switching speeds, and low-temperature range are demonstrated [16] - [18] . Kim et al. [19] demonstrated Si-based inorganic memristors transferred onto organic substrate showing reasonably moderate parameters with a very low yield (60-85%) and higher operating voltage. By far most promising results were obtained by inorganic memristor deposition on plastic substrates at low temperature, with the highest endurance of 10 6 , high operating temperature up to 200°C but at lower flexibilities, and the best form factor of 2 (at device level, the form factor is a unit less entity defined as the lateral area of the single memory cell (1 b) divided by the square of the smallest feature (technology node). For example, a memory cell that is 1 μm × 0.5 μm built at 0.25-μm node would have a form factor of 8 F 2 , smaller number is better). Lowest operating voltage (±0.5 V) and lowest bending radius (0.5 mm) have also been achieved using a flexible inorganic substrate (Al foil) with organic cellulose nanofiber paper [20] .
Phase change RAM (PCRAM) is characterized by high transition speeds, for instance, Ge 2 Sb 2 Te 5 -based flexible PCRAM with 30-ns pulse for switching, ultrahigh integration densities of up to terabits per square inch were achieved due to highly localized regions of phase change [21] , [22] . However, lower yield of 66% and endurance of 1000 bending cycles for PCRAM are worth examining concerns restricting its practical implementation [23] . Key works on flexible ReRAM and PCRAM are summarized in Table I with best performances highlighted.
FeRAM NVM based on lead zirconium titanate (PZT)-ferroelectric capacitor materials-exhibits superior performance in flexible NVM in terms of low operation voltage (1.5 V), low cost per bit, and high switching speeds (∼70 ns for the actual array) [24] - [26] . Ghoneim et al. [27] demonstrated the highest ever level of endurance (10 9 fatigue cycles for unbent and 10 10 for bent) before losing ∼50% polarization for PZT base capacitor and stability of nonvolatile charges (as a difference of switching and nonswitching polarization) shown in Fig. 4(a) and (b). High temperature (200°C) operation shown in Fig. 4 (c) with negligible effect on extreme retention (lesser than ten years) and fatigue is associated with flexible PZT FeRAM capacitor on Si substrate and charted in [27] .
In contradiction, flexible flash memories have failed to reflect status quo benefits and performances close to their rigid commercialized counterparts (most matured NVM technology). All-organic approach limits the material choice while hybrid approach allows only low-temperature processes for flexible NVMs; consequently, operation voltages as high as ±5 to ±90 V with a minimum channel length of 2 μm for recent flexible flash memories have been reported [28] - [30] that provides opportunities to further explore.
To summarize, flexible NVM technology faces tougher challenges of matching their bulk counterparts due to immaturity and lack of diverse approaches to achieve flexibility. FeRAM presents a suitable candidacy for IoT and IoE applications, since its transformation from bulk to flexible form is compatible with the CMOS technology, in addition to bulk FeRAM technology being much more mature. Although flexible stateof-the-art CMOS transistors have been developed, flexible NVMs present challenging opportunities for the device community due to its current weak position in IoT and IoE chain. Thus, flexible FeRAMs can potentially achieve low power operations, ten year retention, high endurance, and CMOS compatibility by inorganic flexing approach.
C. Communication Module (Antenna)
Sophisticated data processing and handling are of critical importance for any electronic system. Constant data communication with smartphone or tablet like handheld devices is essential in healthcare where body vitals' information, blood pressure, ECG, and other rhythmic activities are monitored continuously in real time for corrective measures. Constant data communication may eliminate the necessity of large memory storage in the system but demands comparative high powers. Transistors and other devices are already shown to be flexed and stretched; however, antenna flexing and stretching has been a hurdle in obtaining a complete flexible wearable communication system. Exciting work was illustrated by Kubo et al. [31] on stretchable RF antennas based on microfluidics where liquid metal inside fluidic channels has been used as antenna. Kubo et al. [31] suggested excellent robustness and stretchability in terms of the tensile strain (120%) without significant degradation in RF radiation efficiency (>95%). Song et al. [32] have presented a reversibly deformable and stretchable RF antenna based on silver nanowires (NWs). This mechanical stretchability of fabricated antennas may be helpful in tunable frequency and sensing applications (frequency variation attributed to modification in the antenna length). However, alternating frequencies and frequency ranges <1.5 GHz limits their applications in wearable and healthcare applications that demand constant frequency in a range around 2.4 GHz.
Hussain et al. [33] developed a novel stretchable antenna that can sustain far-field communications up to a distance of 80 m at 1.28 mW transmitting power with a constant radiating frequency of 2.45 GHz invariable with the stretchability. The flexibility was incorporated by metal/polymer approach, whereas the constant frequency radiation was possible due to the innovative serpentine design of the antenna which do not alter the length on stretching. Additionally, this frequency and bandwidth fall in the defined industrial, scientific, and medical radio (ISM band) and hence presents the strong case in constant frequency transceiver electronics for wearable healthcare and IoT applications. Cheng et al. [34] came up with planar inverted cone antenna based on inkjeting liquid metal into the microchannel of elastic dielectric material. The antenna radiation efficiency of >70% at 3-10 GHz frequency, 10 dB better return loss, and >40% stretchability without impacting electrical performance was highlighted for ultrawideband applications radiating at 2-10 GHz frequencies.
Graphene in 2-D materials has been exploited fairly less for microwave to terahertz frequency applications. Few groups demonstrated graphene antenna [35] - [37] at terahertz frequency ranges. This presents an opportunity in future flexible electronics devices; however, the real challenge appears in unprecedented issues with uncertain growth, transfer process with sustainable performance, and establishing contacts. More focused efforts are indeed required for obtaining flexible antennas with different strategies and processing technology to complement other flexible system modules.
IV. FLEXING STRATEGIES
Three fundamental approaches of obtaining flexible electronic devices presented are all organic, hybrid non-CMOS, and inorganic (CMOS compatible) approach. The rationale of CMOS-based flexing approach being superior is also explained.
A. Organic and Hybrid Non-CMOS-Based Approaches
Exploration of unorthodox materials for electronics date back to nearly three decades. The human mind is implicitly occupied by traditional natural polymers and plastic materials as flexible and stretchable materials due to their inherent elastic or flexing abilities. Two widespread pathways for realizing organic-based electronics are as follows.
1) All-Organic Systems: Integrating both devices and substrates made from organic materials or active materials devices inkjet (or screen-printed) on organic/paper substrates [38] - [42] . 2) Hybrid Systems: It combines the transfer of inorganic electronic devices onto flexible organic substrates using low-temperature direct deposition of inorganic on plastics using laser liftoff transfer or transfer printing techniques [18] , [29] , [43] - [46] . Organic materials have made remarkable progress in display technologies and are ubiquitous in large-area electronics triggering the commercialization of organic displays from hand-held to big screen and monitors [47] , [48] . Organic devices are impressively cost effective due to low-cost materials and simple garage fabrication processing tools. Furthermore, biocompatibility of most of the organic materials has invoking applications in bioelectronics like organic electronic ion pump for selective stimulation of nerve cells by delivering neurotransmitters [49] , [50] , and ECG recordings from cardiac muscle using a conformable organic electrochemical transistor. Promising results in terms of high sensitivity, response time, high stability, and flexibility have been achieved both in vivo and in vitro surroundings.
However, their electrical performances are orders of magnitude inferior to inorganic counterparts due to inherent low mobility, limited thermal stability, and incompatibility with CMOS-based processes, restricting their applications in data driven communication and computational applications. The standard figure of merit in electronic performance assessment is the charge mobility. The highest mobility ever reported for organic materials achieved using organic TFT reached 43 cm 2 V −1 s −1 (two orders of magnitude lower than Si) [51] . Moreover, high operation voltages and device scalability for large-scale integration are still unresolved challenges in organic electronics.
The 1-D materials like silicon NWs, metal NWs, zinc-oxide NWs, carbon nanotubes (CNTs) [52] , [53] that are highly conductive and stretchable show promising features for various applications. However, complex arrangement into arrays (due to a limited charge carrying capacity) hinders area efficiency and provides insufficient current for logic operations. Recent developments in 2-D materials, such as molybdenum disulfide (MoS 2 ), graphene, and dichalcogenide material-based electronics, illustrates the potential for fascinating future electronics, which are transparent, flexible, and stretchable. However, unprecedented challenges from uncertain growth process, unstable transfer process, limitation of contact engineering, and semimetallic nature curtail entrance to free-form electronics.
Initial works in hybrid stretchable materials focus on transferring electronics on polymeric substrates, such as polydimethylsiloxane (PDMS), polyethylene terephthalate, or polyimide (PI). High risk of electrical failure due to delamination, cracking and slipping are associated with interconnecting metals on polymers. Advanced strategies to levitate the capacity of hybrid elastomers introduce preparing conductive polymers using silicone rubbers and electrically conductive 1-D materials such as CNT, NW, and graphene sheets are shown in Fig. 5(a) and (b) [54] , [55] . Highperformance memory device development schematic is shown in Fig. 5(c) using laser liftoff. Roll-to-roll printing, inkjet printing, and transfer printing are new dimensions in hybrid flexible device fabrication commonly classified as additive manufacturing and packaging process and are most widely preferred, schematic details shown in Fig. 5(d) for polymer assisted transfer technique [56] , [57] .
Chemical functionalization and inkjet printing of paper provide a new route for making flexible electronics using cheap and garage fabrication techniques. Nassar et al. [58] demonstrated multisensory platform for simultaneous environmental monitoring by scalable garage fabrication using inexpensive household elements (aluminum foil, paper, napkins, sponges, and scotch-tape) and sliver ink, referred as "paper skin." Integration of humidity, temperature, and pressure sensors array to mimic human-skin is achieved using the 3-D stacking of individual sensory arrays and its placement on the hand in Fig. 6(a) . Fig. 6(b) (left to right, respectively) shows performance of first ever recyclable, highly sensitivity touch, humidity, and temperature sensor, whereas record breaking proximity sensing (13 cm) is shown in Fig. 6(c) . Compatibility with CMOS-technology provides additional weightage on hybrid approaches for future systems. For example, the organic stretchable and flexible electrodes often demonstrated by several groups show good performances, however, for real life application on human body and internal organs where time is extremely critical in making corrective measures. A huge amount of signal processing is needed in order to convert obtained raw data from sensing electrodes into useful information (like heart-rate, blood pressure, oxygen saturation level, and so on), it need fast computational capacities of CMOSbased processors far superior than organic-based devices, and hence, the hybrid integration becomes a key enabler for future generation cost-effective, compliant systems in all manner.
B. CMOS-Based Approaches
Inarguably Si is the most affordable and abundant flagship material of the CMOS state-of-the-art technology, and it is absolutely essential to impart flexibility in Si by thinning it for obtaining flexible electronics systems. Here, we present pragmatic methods to obtain flexible electronic devices by two different approaches: postflexing device development and preflexing device development approaches. It should be clear that device development is performed in the final stage on flexed Si piece in postflexing device development approach, and on contrary, prefabricated devices on bulk Si are thinned down in the preflexing device development approach.
1) Postflexing Device Development: One of the most preferred processes of obtaining thin and flexible Si is the use of silicon-on-insulator (SOI) substrate. SOI has a thin (50-300 nm) single-crystal silicon (Si) layer electrically isolated from base Si substrate by silicon dioxide (SiO 2 ) layer known as buried oxide (BOX), and applications determine the thicknesses of top Si and the BOX layer. SOI wafers are considered ideal for making flexible Si electronics, since oxide can easily be etched away using hydrofluoric acid (HF) to release top thin Si transferable onto flexible substrate mediated by a polymer. The process simplicity, low-cost, and low-temperature processing are major plus points of this process along with high yield of the transfer process. Transistors and RF components fabrication using SOI-based Si microribbons are transferred onto flexible substrate [59] , [60] .
Major drawbacks of SOI-based processing are a large percentage of Si loss in etching, in addition to extremely challenging handling during the transfer process. Furthermore, all the posttransfer processes must be performed at low temperatures. SOI have more defects than standard thick Si and tend to bend under stresses during thin film depositions in addition to the loss of materials and usage of expensive SOI makes it an expensive process. Isolated planar integrated devices (primary reason for CMOS-based rising digital age) are not feasible due to thin Si on BOX having hardly any space to accommodate wells, and devices will disintegrate on BOX removal. Hence, SOI-based devices may never reach ULSI densities as CMOS.
2) Preflexing Device Development: In this approach, the state-of-the-art electronic devices can be built on bulk Si using advanced CMOS processes without any restrictions, which are later flexed with described variants of flexing techniques. This technique can further be subclassified based on the direction of thinning down Si into top-down (Si is released from top after device fabrication) and bottom-up (Si is thinned down by etching bulk Si from back side of substrate).
a) Top-down model: It implements thin film Si device release after completion of whole device fabrication from the top surface of the wafer. TPER method is the most opted one, schematically detailed in Fig. 7(a) . The devices are protected in BOSCH process of deep-reactive-ion-etching (DRIE) for trench formation by using soft mask (photoresist) and hard mask (SiO 2 ). Deep trench formation is followed by atomic layer deposition of aluminum dioxide (Al 2 O 3 ), which acts as a spacer to prevent lateral Si etching during subsequent exposure to XeF 2 in trenches. An intermediate RIE is performed to get rid of Al 2 O 3 from top Si surface inside trenches. The spheres formed due to gaseous isotropic etching of Si merge into neighboring spheres, thus releasing top Si layered devices and bulk Si bottom can be reused after planarization. Various flexible electronic devices (MOSFETs, MOS capacitors, thermoelectric generators (TEGs), and metal-insulator-metal capacitors) have been successfully demonstrated using the TPER method [12] , [13] , [61] .
Several advantages of TPER method include low thermal postfabrication process (preventing high thermal exposure to the circuit), no significant degradation in performance of the devices after release and on bending, and thickness control of final flexible Si determined by trench depth [62] . Also, complete 100-mm wafer has been shown to be flexed by this process [63] . The leftover bulk wafer can be reused after undergoing chemical-mechanical-polishing (CMP). The trenches existing throughout the released Si sample though convey material loss with up to ∼20% reduced usable area add fascinating transparency and heat dissipation. It also creates semispherical scallops that may hinder its integration while bonding.
Controlled spalling technique (CST) uses a tensile stressor layer on the top layer of the devices that helps in propagating cracks in the plane parallel to the surface. Shahrjerdi et al. [11] have reported room temperature CST process on SOI circuitry and transferred thinned devices on flexible plastic substrate shown in Fig. 7(b) where Ni thin film deposition was used as a tensile stressor layer. The advantages of CST include room temperature processing, CMOS compatibility, and control over the thickness of final substrate by tuning thickness of stressor layer. Deposition of additional stressor layer alters the properties of Si like change in effective mass of carriers and their mobility by affecting the band structure, which implies mismatch in the performance of p-type and n-type devices, thereby leading malfunctioning in circuit alongside increased dynamic power consumption. Other processing of releasing top Si layer are epitaxial layer transfer, epitaxial liftoff, and ChipFilm technologies, but expensive and slow process of growing epitaxial layers on top of devices make them lesser common for industry scale with lower throughput [53] .
b) Bottom-up model: It refers to bulk Si substrate thinning process by physical or chemical etching from backside after device fabrication on top. The top layer of devices is protected by using laminated protective tapes, thin film deposition, or photoresist coating. The biggest disadvantage of this process is the loss of whole bulk Si. "Back-grinding"-one of the first methods uses mechanical abrasives to reduce bulk Si thickness. Fast throughput due to high grinding speeds of ∼300 μm/min is advantageous, while longevity of grinding wheel makes the process inexpensive. High thickness variations on the wafer and highly abrasive nature make it less precise, highly stressful (may lead to wafer breakage especially when grinding below 200 μm thickness). A less stressful and lower surface damaging variant of backgrinding is CMP, which implements mechanical and chemical abrasives for etching, significantly softer due to the usage of the chemical slurry. Slower and expensive processing are downsides of CMP.
Sevilla et al. [12] have developed a novel approach of thinning Si substrate coined as SEB process, which involves DRIE for thinning down bulk Si substrate from backend. Device fabrication is followed by thick photoresist coating (on the top side for protection) and then DRIE on flipped substrate from backside in presence of SF 6 and C 4 F 8 gasses at −20°C. Schematic depiction of the SEB process for flexible FinFET fabrication is shown in Fig. 7(c) . The state-of-the-art flexible FinFETs have been illustrated using this technique. Low stress, CMOS compatibility, and highly controllable final substrate thickness make this process favorable for flexing any circuitry. Time consumption is one of the drawbacks of this process, which can be optimized by merging backgrinding and SEB process to improve throughput.
V. ACHIEVING STRETCHABILITY
There are several ways of imparting stretchability in electronics, mainly either by making stretchable materials electronic or making electronics stretchable. One route of impeding flexibility and stretchability is using natural elastomeric materials and embedding electronics in it making them functional. However, these materials have poor reliability and applicability in semiconductor-based devices due to poor thermal, electrical, and mechanical properties. Another route is to build inorganic electronics and make them stretchable by using novel design geometries. Huang et al. [64] have investigated the stretchability in electronics using Si (100) on SOI and Si (111) by micromachining lateral springs on a Si substrate. SOI technique involves patterning the top Si layer into lateral spring structures using DRIE followed by BOX removal. Rojas et al. [65] have presented the extension of this paper by performing isotropic etching of BOX in SOI using HF and release the patterned Si substrates after etching top Si layer up to BOX. The spiral configuration of spring connectors between hexagonal flexible islands in 2-D matrix is shown in Fig. 7(d) and can host CMOS devices acting as a stretchable fabric, and more than 1000% lateral stretchability and 30 folds area expansion was observed [65] .
A serpentine or "horseshoe" design for lateral springs is alternatives for the spiral designs [66] . The disadvantage of this design is housing electronic devices on the same thin flexible Si, which implies stretching of the devices and impairing the performance; however, these can be taken care by designing better geometries to host device islands on the same Si. Stretchable interconnects present reasonable alternative for adding stretchability to the devices; however, similar to semiconductor materials, metals are inherently nonstretchable. An ultrastretchable and flexible smart patch for adaptive thermotherapy has been illustrated in [67] using copper metal interconnects. Flexibility is achieved in the device by depositing and patterning thin Cu on PI, whereas exceptional stretchability (800%) was the result of modified horseshoe lateral spring interconnect design shown in Fig. 7(e) . The developed thermal patch with its potentials of stretchability and flexibility is shown by its integration on a human forearm and elbow joint, as shown in Fig. 7(e) . A similar approach for obtaining a metal-/polymer-based constant frequency stretchable antenna for far-field communications is demonstrated in [33] described previously. Stretching these metals produce variation in its resistances ideally supposed to retain properties on stretching. This process of impeding stretchability using metal interconnect designs is economic, flexible, compatible with CMOS-based integration, manufactural, and reusable implies to pursue several fascinating applications in freeform IoT and IoE applications.
VI. CONCLUSION
Electronics have become an indispensable part of our daily life, with constant CMOS scaling that leads to increased performances at lower costs and in constrained areas. Integration of microelectronics and nanoelectronics will be critical for achieving data-driven applications in healthcare monitoring (wearable and implantable electronics) and environmental applications. The big data generation from these devices imposes significant challenges to be addressed for handling, processing, and communicating data. Simple lowcost-garage-fabrication-based electronics may be effective in free-form electronics; however, their inferior performances related to data management capabilities outweighs the noted advantages over CMOS-based state-of-the-art technologies. Pertaining to the current CMOS technology, millimeter-sized chips are pragmatic for many applications; however, huge data processing and handling demands increased densities of basic logic and storage elements implying larger area needs. Heterogeneous 3-D stacking of in-plane devices can be a realistic solution. These 3-D stacked systems, system-on-chip, and superchips [68] , [69] promise a great deal; on the contrary, conformability, asymmetry, and biocompatibility emphasize flexibility and stretchability incorporation in these bulky and rigid structures.
Hussain et al. [53] have been exploring the area of flexible and stretchable electronics for a compliant system that are truly flexible, stretchable, and biocompatible and matches both electrical and mechanical performances of their bulky and rigid counterparts. Sevilla et al. [61] have illustrated flexible TEGs on Si substrate, which is compatible with CMOS integration for on-chip energy harvesting. Kutbee et al. [70] have offered a new integration strategy for the development of free-form, flexible, and biocompatible lithium-ion microbattery. Better performance is achieved by flexing commercial lithium ion batteries and integrating its anode as a current collector [70] . Paper-skin platform in [58] illustrates hybrid integration strategies, flexible devices with extremely high performances never achieved earlier like 10 9 cycle endurance, high-temperature operations (200°C). Hence, true multidisciplinary approaches and heterogeneous integration of hybrid integrated flexible and stretchable electronic systems will enhance the mechanical adaptations of trivial CMOS semiconductor technologies.
In this paper, we have detailed necessity and design criteria for freeform compliant high-performance CMOS electronic systems for IoE applications. We have shown that both scaling and physical freeform architecture are required to meet the basic compliance need for future generation electronics.
